This paper describes the design of a 1024-core processor chip in 16nm FinFet technology. The chip ("Epiphany-V") contains an array of 1024 64-bit RISC processors, 64MB of on-chip SRAM, three 136-bit wide mesh Networks-On-Chip, and 1024 programmable IO pins. The chip has taped out and is being manufactured by TSMC.
I. Introduction
Applications like deep learning, self-driving cars, autonomous drones, and cognitive radio need an order of magnitude boost in processing efficiency to unlock their true potentials. The primary goal for this project is to build a parallel processor with 1024 RISC cores demonstrating a processing energy efficiency of 75 GFLOPS/Watt. A secondary goal for this project is to demonstrate a 100x reduction in chip design costs for advanced node ASICs. Significant energy savings of 10-100x can be achieved through extreme silicon customization, but customization is not financially viable if chip design costs are prohibitive. The general consensus is that it costs anywhere from $20M to $1B to design a leading edge System-On-Chip platform. [1] [2] [3] [4] 
II. History
The System-On-Chip described in this paper is the 5th generation of the Epiphany parallel processor architecture invented by Andreas Olofsson in 2008.[5] The Epiphany architecture was created to address energy efficiency and peak performance limitations in real time communication and image processing applications.
The first Epiphany product was a 16-core 65nm System-On-Chip ("Epiphany-III") released in May 2011. The chip worked beyond expectations and is still being produced today. [6] The second Epiphany product was a 28nm 64-core SOC ("Epiphany-IV") completed in the summer of 2011. [7] The Epiphany-IV chips demonstrated 70 GFLOPS/Watt processing efficiency at the core supply level and was the most energy-efficient processor available at that time. The chip was sampled to a number of customers and partners, but was not produced in volume due to lack of funding. At that time, Adapteva also created a physical implementation of a 1024 core 32-bit RISC processor array, but it was never taped out due to funding constraints.
In 2012 Adapteva launched an open source $99 Epiphany-III based single board computer on Kickstarter called Parallella.
[8] The goal of the project was to democratize access to parallel computing for researchers and programming enthusiasts. The project was highly successful and raised close to $1M on Kickstarter. To date the Parallella computer has shipped to over 10,000 customers and has generated over 100 technical publications. [9] For a complete description of the Epiphany processor history and design decisions, please refer to the paper "Kickstarting high-performance energy-efficient manycore architectures with Epiphany". 
III.A Overview
The Epiphany architecture is a distributed shared memory architecture comprised of an array of RISC processors communicating via a low-latency mesh Network-on-Chip. Each node in the processor array is a complete RISC processor capable of running an operating system ("MIMD"). Epiphany uses a flat cache-less memory model, in which all distributed memory is readable and writable by all processors in the system. The Epiphany-V introduces a number of new capabilities compared to previous Epiphany products, including 64-bit memory addressing, 64-bit floating point operations, 2X the memory per processor, and custom ISAs for deep learning, communication, and cryptography. The following figure shows a high level diagram of the Epiphany-V implementation. As in previous Epiphany versions, multiple chips can be connected together at the board and system level using point to point links. Epiphany-V has 128 point-to-point I/O links for chip to chip communication.
In aggregate, the Epiphany 64-bit architecture supports systems with up to 1 Billion cores and 1 Petabyte (10ˆ15) of total memory. 
III.B Memory Architecture
The Epiphany 64-bit memory map is split into 1 Billion 1MB memory regions, with 30 bits dedicated to x,y,z addressing. The complete Epiphany memory map is flat, distributed, and shared by all processors in the system. Each individual memory region can be used by a single processor or aggregated as part of a shared memory pool. The Epiphany architecture uses multi-banked software-managed scratch-pad memory at each processor node. On every clock cycle, a processor node can:
• Fetch 8 bytes of instructions • Load/store 8 bytes of data • Receive 8 bytes from another processor in the system • Send 8 bytes to another processor in the system The Epiphany architecture uses strong memory ordering for local load/stores and weak memory ordering remote transfers. 
III.C Network-On-Chip
The Epiphany-V mesh Network-on-Chip ("emesh") consists of three independent 136-bit wide mesh networks. Each one of the three NOCs serve different purposes:
• rmesh: Read request packets • cmesh: On-chip write packets • xmesh: Off-chip write packets Epiphany NOC packets are 136 bits wide and transferred between neighboring nodes in one and a half clock cycles. Packets consist of 64 bits of data, 64 bits of address, and 8 bits of control. Read requests puts a second 64-bit address in place of the data to indicate destination address for the returned read data.
Network-On-Chip routing follows a few simple, static rules. At every hop, the router compares its own coordinate address with the packet's destination address. If the column addresses are not equal, the packet gets immediately routed to the south or north; otherwise, if the row addresses are not equal, the packet gets routed to the east or west; otherwise the packet gets routed into the hub node.
Each routing node consists of a round robin five direction arbiter and a single stage FIFO. Single cycle transaction push-back enables network stalling without packet loss.
III.D Processor
The Epiphany includes is an in-order dual-issue RISC processor with the following key features:
• 
III.E I/O
The Epiphany-V has a total of 1024 programmable I/O pins and 16 control input pins. The programmable I/O is configured through 32 independent IO modules "io-slices" on each side of the chip (north, east, west, south). All io-slices can be independently configured as fast point-to-point links or as GPIO pins.
When the IO modules are configured as links, epiphany memory transactions are transferred across the IO links automatically, effectively extending the on-chip 2D mesh network to other chips. The glueless memory transfer point-to-point I/O links combined with 64-bit addressability enables construction of shared memory systems with up to 1 Billion Epiphany processors.
IV. Performance
The following table illustrates aggregate frequency independent performance metrics for the Epiphany-V chip. Actual Epiphany-V performance numbers will be disclosed once silicon chips have been tested and characterized. 
V. Programming Model
Each Epiphany RISC processor is programmable in ANSI-C/C++ using a standard open source GNU tool chain based on GCC-5 and GDB-7.10.
Mapping complicated algorithm to massively parallel hardware architectures is considered a non trivial problem. To ease the challenge of parallel programming, the Parallella community has created a number of high quality parallel programming frameworks for the Epiphany.
A 1024 core functional simulator has been developed for Epiphany-V to simplify porting legacy software from Epiphany-III. Several examples, including matrix-matrix multiplication has been ported to Epiphany-V and run on the new simulator with minimal engineering effort. 
VI. Chip Implementation

VI.A Physical Design Details
Given the complexity of advanced technology chip design, it is not advisable to change too many design parameters at one time. Intel has demonstrated commercial success over the last decade using the conservative "Tick-Tock" model. In contrast, the ambitious Epiphany-V chip described in this paper involved a new 64-bit architecture, 
VI.B Design Methodology
Since 2008, the Epiphany implementation methodology has involved abutted tiled layout, distributed clocking, and point-to-point communication.
The following design principles have been strictly followed at all stages of the architecture and chip development:
• Symmetry • Modularity
• Scalability • Simplicity
The Epiphany-V required significant advances to accommodate large array size and advanced process technology node. Novel circuit topologies were created to solve critical issues in the areas of clocking, reset, power grids, synchronization, fault tolerance, and standby power.
VI.C Chip Layout
This section includes the silicon area breakdown of the Epiphany-V and layout screen-shots demonstrating the scalable implementation methodology. Table 5 : Epiphany-V Area Breakdown Figure 3 shows the OD and poly mask layers of the Epiphany chip. The most striking feature of the plot is the level of symmetry. The strong deviation from a "square die" was due to the aspect ratio of the SRAM macros and 16nm poly vertical alignment restriction. Figure 4 shows the flip-chip bump layout. The symmetry of the Epiphany-V architecture made flip-chip bump planning trivial. The chip contains a total of 3460 flip-chip bumps at a minimum C4 bump pitch of 150um. Signal bumps are placed around the periphery of the die while core power and ground bumps are placed in the center area. Figure 5 shows aspects of the abutted layout flow. The Epiphany-V top level layout integration is done 100% through connection by abutment. Attempts at implementing other integration methods were unsuccessful due to the size of the chip and server memory constraints. Figure 6 shows the tile layout. Routing convergence at 16nm proved to be significantly more challenging than previous efforts at 28nm and 65nm. The figure illustrates the final optimized processor tile layout after iterating through many non-optimal configurations. Highlighted is the logic for the NOC (green), FPU (blue), register file (orange), 4 memory banks (2 on each side), and a small always on logic area (square blue). Figure 7 shows qualitative IR drop analysis for a power gated power rail. Power delivery to the core was implemented using a dense M8/M9 grid and sparse lower level metal grids. All tiles with the exception of a small number of blocked peripheral tiles have individual flip-chip power and ground bumps placed directly above the tile. 
VI.D Chip Source Code
The Epiphany-V was designed using a completely automated flow to translate Verilog RTL source code to a tapeout ready GDS, demonstrating the feasibility of a 16nm "silicon compiler". The amount of open source code in the chip implementation flow should be close to 100% but we were forbidden by our EDA vendor to release the code. All non-proprietary RTL code was developed and released continuously throughout the project as part of the "OH!" open source hardware library.
[20] The Epiphany-V likely represents the first example of a commercial project using a transparent development model pre-tapeout.
Code
Language LOC Open Source % RTL Verilog 61K 18%
Chip Implementation Code TCL 9K <10%
Design Verification C++ 9K 90% Table 6 : Chip Code Base
VI.E Design Run Times
Epiphany-V RTL to GDS run times were constrained by EDA license costs and would take between 18 and 30 hrs. With an unlimited number of DRC, synthesis, and place and route licenses and adequate hardware, the RTL to GDS turnaround time would be less than 8hrs. All work was done on a single Dell PowerEdge T610 purchased in 2010 with a quad-core Intel Xeon 5500 processor and 32GB of DDR3 memory.
Step 
VI.F Chip Design Costs
One of the goals of this research was to improve chip design cost efficiency by 100x. Adapteva has previously shown the ability to design chips at a fraction of the status-quo, but a 1024 core design at 16nm would stretch that capability to the limit.[21-22] A major contributing factor for SOC design cost explosion is the number of complexity related stall cycles encountered by large design teams and the enormous cost of each stall cycle. A design team of 100 US engineers carries an effective cost of over $50,000 per day, regardless of design productivity.
Due to the scale of the challenges faced by the Epiphany-V related to process migration, architecture co-development, RTL rewrite, and EDA flow rampup, the project was in a constant state of flux, causing stall cycles on a daily basis. 
VIII. Conclusions & Future Work
In this work we described the design of a 16nm parallel processor with 1024 64-bit RISC cores. The design was completed at 1/100th the cost of the status quo and demonstrates an 80x advantage in processor density and 3.6x-15.8x advantage in memory density compared to state of the art processors.
Given the demonstrated order of magnitude silicon efficiency advantage, Epiphany-V shows promise for the silicon limited Post-Moore era.
The next task will be to to fully characterize the Epiphany-V silicon devices once devices return from the foundry. Future work will focus on extending and customizing the Epiphany-V SOC platform for specific target applications.
